



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/538,458	06/10/2005	Lonnie Goff	US02 0598 US2	3872
65913	7550	03/26/2008	EXAMINER	
NXP, B.V. NXP INTELLECTUAL PROPERTY DEPARTMENT M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131			MAMO, ELIAS	
			ART UNIT	PAPER NUMBER
			2184	
			NOTIFICATION DATE	DELIVERY MODE
			03/26/2008	ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

### Office Action Summary

**Application No.**

10/538,458

**Applicant(s)**

GOFF, LONNIE

**Examiner**

ELIAS MAMO

**Art Unit**

2184

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 07 December 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-13 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-13 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-946)
- 3) ☐ Information Disclosure Statement(s) (PTO/SE/US)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

**Claims 1-12** are rejected under 35 U.S.C. 103(a) as being unpatentable over Martel et al. (US 5,887,165), herein after referred to as Martel et al. '165.

Referring to **claim 1**, Martel et al. '165 teach, as claimed, a method of performing configuration or control of a subsystem (i.e.-method for a dynamically reconfiguring hardware system, col. 2 line 4), comprising: providing together with the subsystem a configuration/control unit (i.e.-reconfigurable hardware system, col. 2, line 4) having a controller portion (controller, col. 2, line 6) and a storage portion storing configuration parameter (i.e.-configuration memory 19 stores hardware configuration, see fig. 1 and col. 2, line 5-6); the configuration/control unit receiving an activation signal (i.e.-configuration signal, col. 2, line 14); and the configuration/control unit, in response to the activation signal, performing configuration or control of the subsystem, including storing at least one of the configuration parameter in a register of the subsystem (i.e.-reading the hardware

Art Unit: 2184

configuration data from the configuration memory and setting the gate array's internal gates, col. 5, lines 4-7 and line 21).

However, Martel et al. '165 does not explicitly teach more than one configuration parameters being stored in a storage portion.

At the time of the invention, it would have been an obvious matter of alternate arrangement to store more than one/multiple/many/plurality of configuration parameters, since such a modification would have involved a mere change in the amount/numbers of configuration parameters, and such a change is generally recognized as being within the level ordinary skill in the art.

As to **claim 2**, Martel et al. '165 teach the method of claim 1 wherein the subsystem is a hardware subsystem (col. 3, line 39), and the configuration/control unit is a hardware configuration/control unit (i.e.-processor 17, col. 3, lines 43 and 49).

As to **claim 3**, Martel et al. '165 inherently teach the method of claim 1 wherein the hardware subsystem and the hardware configuration/control unit are provided together within the same integrated circuit (i.e.-system 11, col. 3, line 39).

As to **claim 4**, Martel et al. '165 teach the method of claim 1 wherein the activation signal is a configuration/control ID (col. 2, line 1).

As to **claim 5**, Martel et al. '165 teach the method of claim 4 wherein the configuration/control unit is responsive to multiple different configuration/control IDs for performing different corresponding configuration or control actions with respect to the subsystem (col. 2, lines 12-16).

Referring to **claim 6**, Martel et al. '165 teach, as claimed, a subsystem having self-configuration capabilities, comprising: a register section including multiple registers (i.e.-reconfigurable logic module, col. 2, lines 23-24), the subsystem functioning differently depending on contents of the registers; and a configuration/control unit (i.e.-

reconfigurable hardware system, col. 2, line 4) having a controller portion (i.e.-controller, col. 2, line 6) and a storage portion storing configuration parameter (i.e.-configuration memory 19, col. 2, lines 5-6 and fig. 1); wherein the configuration/control unit is responsive to an activation signal for performing configuration or control of the subsystem (col. 2, lines 12-14), including storing at least one of the configuration parameter in one of the multiple registers of the subsystem (i.e.-reading the hardware configuration data from the configuration memory and setting the gate array's internal gates, col. 5, lines 4-7 and line 21).

However, Martel et al. '165 does not explicitly teach more than one configuration parameters being stored in a storage portion.

At the time of the invention, it would have been an obvious matter of alternate arrangement to store more than one/multiple/many/plurality of configuration parameters, since such a modification would have involved a mere change in the amount/numbers of configuration parameters, and such a change is generally recognized as being within the level ordinary skill in the art.

As to **claim 7**, Martel et al. '165 teach the apparatus of claim 6 wherein subsystem is a hardware subsystem (reconfigurable hardware system 11, se fig. 1 and col. 3, line 39), and the configuration/control unit is a hardware configuration/control unit (i.e.-CPU 17, see fig. 1 and col. 3, lines 43 and 49).

As to **claim 8**, Martel et al. '165 inherently teach the apparatus of claim 7 wherein the hardware subsystem and the hardware configuration/control unit are provided together within the same integrated circuit (i.e.-system 11, col. 3, line 39).

As to **claim 9**, Martel et al. '165 inherently teach the apparatus of claim 6 wherein the activation signal is a configuration/control ID (i.e.-configuration signal, col. 2, line 14).

As to **claim 10**, Martel et al. '165 teach the apparatus of claim 9 wherein the configuration/ control unit is responsive to

multiple different configuration/control IDs for performing different corresponding configuration or control actions with respect to the subsystem (col. 2, lines 12-16).

As to **claim 11**, Martel et al. '165 teach, as claimed, for use in a system that includes a processor coupled to a hardware subsystem via a system bus, the hardware subsystem including a configuration/control unit and a plurality of registers (i.e.-reconfigurable hardware system, col. 2, line 4), a method of configuring the subsystem comprising:

- storing a configuration parameter in the configuration/control unit (col. 2, lines 52-53); and responsive to the configuration/control unit receiving a single configuration/control ID from the processor (i.e.-controller sends a configuration signal, col. 2, lines 12-14), writing one or more of the plurality of configuration parameters from the configuration/control unit to one or more of the plurality of registers (i.e.-reading the hardware configuration data from the configuration memory and setting the gate array's internal gates, col. 5, lines 4-7 and line 21).

However, Martel et al. 165 does not explicitly teach storing a plurality of configuration parameters.

At the time of the invention, it would have been an obvious matter of alternate arrangement to store a plurality of configuration parameters, since such a modification would have involved a mere change in the amount/numbers of configuration parameters, and such a change is generally recognized as being within the level ordinary skill in the art.

As to **claim 12**, Martel et al. '165 teach the method of claim 11, wherein the configuration/control unit is a state machine (Note:

Martel et al. teaches a controller and that can be a state machine, col. 2, line 49).

**Claim 13** is rejected under 35 U.S.C. 103(a) as being unpatentable over Martel et al. '165 in view of Wu et al. (US 6,862,643), herein after referred to as Wu et al. '643.

As to **claim 13**, Martel et al. '165 teach the claimed invention except claim 13.

On the other hand, Wu et al. '643 discloses, a USB block comprising a plurality of ports (see fig. 5) that can operate in different modes responsive to which of the plurality of configuration parameters are written to which of the plurality of registers (page 2, paragraph 23).

At the time of the invention it would have been obvious to a person of ordinary skill in the art to modify the hardware subsystem of Martel et al. '165 and implement it in the USB block which comprises a plurality of ports that can operate in different modes responsive to which of the plurality of configuration parameters are written to which of the plurality of registers, as taught by Wu et al. '643. The motivation for doing so would have been to use one compound device in which a plurality of function devices can connect to the USB via the same set of USB logic, with out using a hub but a circuit or firmware, achieving a convenience of plug and play while reducing a cost (Wu et al., page 2, paragraph 19 and 21).

### ***Response to Arguments***

Applicant's arguments filed on 12/07/2007 have been fully considered but are moot in view of the new grounds of rejection.

### ***Conclusion***

Applicant's amendment necessitated the new ground of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- Madurawe (US 7,064,579) teaches alterable application specific integrated circuit;
- Ptasinski et al. (US 6,363,437) teach plug and play I<sup>2</sup>C slave; and



Art Unit: 2184

- Takahashi et al. (US 5,887,193) teach system for loading control information from peripheral devices to a controller in response to connection operation.

### ***Contact Information***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Elias Mamo whose telephone number is (571) 270-1726 and fax number (571) 270-2726. The examiner can normally be reached on Monday to Thursday from 9 AM to 5 PM EST. The examiner can also be reached on alternate Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, DR. Henry Tsai, can be reached on (571) 272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/E. M./

**/Henry W.H. Tsai/  
Supervisory Patent Examiner, Art Unit 2184**